This exploded diagram shows an additional 64MiB of L3 cache atop the center of the CCD, with structural silicon inserts to either side of the new layer. [credit: AMD ] Yesterday at Computex 2021, AMD CEO Lisa Su showed off the company’s next big performance play—3D stacked chiplets, allowing the company to triple the amount […]
